|
|
|
|
| LEADER |
08752cam a22010572 4500 |
| 001 |
0-1649075928 |
| 003 |
DE-627 |
| 005 |
20240122105325.0 |
| 007 |
cr uuu---uuuuu |
| 008 |
100427s2010 gw |||||o 00| ||eng c |
| 020 |
|
|
|a 9783642118029
|9 978-3-642-11802-9
|
| 024 |
7 |
|
|a 10.1007/978-3-642-11802-9
|2 doi
|
| 035 |
|
|
|a (DE-627)1649075928
|
| 035 |
|
|
|a (DE-576)322305055
|
| 035 |
|
|
|a (DE-599)BSZ322305055
|
| 035 |
|
|
|a (OCoLC)643270070
|
| 035 |
|
|
|a (DE-He213)978-3-642-11802-9
|
| 035 |
|
|
|a (EBP)040515397
|
| 040 |
|
|
|a DE-627
|b ger
|c DE-627
|e rakwb
|
| 041 |
|
|
|a eng
|
| 044 |
|
|
|c XA-DE
|
| 050 |
|
0 |
|a TK7895.M5
|
| 072 |
|
7 |
|a UYF
|2 bicssc
|
| 072 |
|
7 |
|a COM011000
|2 bisacsh
|
| 072 |
|
7 |
|a UYD
|2 bicssc
|
| 072 |
|
7 |
|a COM032000
|2 bisacsh
|
| 084 |
|
|
|a SS 4800
|2 rvk
|0 (DE-625)rvk/143528:
|
| 084 |
|
|
|a 53.55
|2 bkl
|
| 100 |
1 |
|
|a Monteiro, José
|4 aut
|
| 245 |
1 |
0 |
|a Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation
|b 19th International Workshop, PATMOS 2009, Delft, The Netherlands, September 9-11, 2009, Revised Selected Papers
|c edited by José Monteiro, René Leuken
|
| 264 |
|
1 |
|a Berlin, Heidelberg
|b Springer Berlin Heidelberg
|c 2010
|
| 300 |
|
|
|a Online-Ressource (370p. 234 illus, digital)
|
| 336 |
|
|
|a Text
|b txt
|2 rdacontent
|
| 337 |
|
|
|a Computermedien
|b c
|2 rdamedia
|
| 338 |
|
|
|a Online-Ressource
|b cr
|2 rdacarrier
|
| 490 |
1 |
|
|a Lecture Notes in Computer Science
|v 5953
|
| 490 |
0 |
|
|a SpringerLink
|a Bücher
|
| 520 |
|
|
|a Keynotes -- Robust Low Power Embedded SRAM Design: From System to Memory Cell -- Variability in Advanced Nanometer Technologies: Challenges and Solutions -- Subthreshold Circuit Design for Ultra-Low-Power Applications -- Special Session -- SystemC AMS Extensions: New Language – New Methods – New Applications -- Session 1: Variability & Statistical Timing -- Process Variation Aware Performance Analysis of Asynchronous Circuits Considering Spatial Correlation -- Interpreting SSTA Results with Correlation -- Residue Arithmetic for Variation-Tolerant Design of Multiply-Add Units -- Exponent Monte Carlo for Quick Statistical Circuit Simulation -- Poster Session 1: Circuit Level Techniques -- Clock Repeater Characterization for Jitter-Aware Clock Tree Synthesis -- A Hardware Implementation of the User-Centric Display Energy Management -- On-chip Thermal Modeling Based on SPICE Simulation -- Switching Noise Optimization in the Wake-Up Phase of Leakage-Aware Power Gating Structures -- Session 2: Power Management -- Application-Specific Temperature Reduction Systematic Methodology for 2D and 3D Networks-on-Chip -- Data-Driven Clock Gating for Digital Filters -- Power Management and Its Impact on Power Supply Noise -- Assertive Dynamic Power Management (AsDPM) Strategy for Globally Scheduled RT Multiprocessor Systems -- Session 3: Low Power Circuits & Technology -- Design Optimization of Low-Power 90nm CMOS SOC Application Using 0.5V Bulk PMOS Dynamic-Threshold with Dual Threshold (MTCMOS): BP-DTMOS-DT Technique -- Crosstalk in High-Performance Asynchronous Designs -- Modeling and Reducing EMI in GALS and Synchronous Systems -- Low-Power Dual-Edge Triggered State Retention Scan Flip-Flop -- Poster Session 2: System Level Techniques -- Multi-granularity NoC Simulation Framework for Early Phase Exploration of SDR Hardware Platforms -- Dynamic Data Type Optimization and Memory Assignment Methodologies -- Accelerating Embedded Software Power Profiling Using Run-Time Power Emulation -- Write Invalidation Analysis in Chip Multiprocessors -- Practical Design Space Exploration of an H264 Decoder for Handheld Devices Using a Virtual Platform -- BSAA: A Switching Activity Analysis and Visualisation Tool for SoC Power Optimisation -- Session 4: Power & Timing Optimization Techniques -- Reducing Timing Overhead in Simultaneously Clock-Gated and Power-Gated Designs by Placement-Aware Clustering -- Low Energy Voltage Dithering in Dual V DD Circuits -- Product On-Chip Process Compensation for Low Power and Yield Enhancement -- Session 5: Self-timed Circuits -- Low-Power Soft Error Hardened Latch -- Digital Timing Slack Monitors and Their Specific Insertion Flow for Adaptive Compensation of Variabilities -- Quasi-Delay-Insensitive Computing Device: Methodological Aspects and Practical Implementation -- The Magic Rule of Tiles: Virtual Delay Insensitivity -- Session 6: Low Power Circuit Analysis & Optimization -- Analysis of Power Consumption Using a New Methodology for the Capacitance Modeling of Complex Logic Gates -- A New Methodology for Power-Aware Transistor Sizing: Free Power Recovery (FPR) -- Routing Resistance Influence in Loading Effect on Leakage Analysis -- Session 7: Low Power Design Studies -- Processor Customization for Software Implementation of the AES Algorithm for Wireless Sensor Networks -- An On-Chip Multi-mode Buck DC-DC Converter for Fine-Grain DVS on a Multi-power Domain SoC Using a 65-nm Standard CMOS Logic Process -- Energy Dissipation Reduction of a Cardiac Event Detector in the Sub-V t Domain By Architectural Folding -- A New Optimized High-Speed Low-Power Data-Driven Dynamic (D3L) 32-Bit Kogge-Stone Adder.
|
| 520 |
|
|
|a This book constitutes the thoroughly refereed post-conference proceedings of 19th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2009, featuring Integrated Circuit and System Design, held in Delft, The Netherlands during September 9-11, 2009. The 26 revised full papers and 10 revised poster papers presented were carefully reviewed and selected from numerous submissions. The papers are organized in topical sections on variability & statistical timing, circuit level techniques, power management, low power circuits & technology, system level techniques, power & timing optimization techniques, self-timed circuits, low power circuit analysis & optimization, and low power design studies. .
|
| 650 |
|
0 |
|a Computer science
|
| 650 |
|
0 |
|a Computer hardware
|
| 650 |
|
0 |
|a Microprogramming
|
| 650 |
|
0 |
|a Memory management (Computer science)
|
| 650 |
|
0 |
|a Logic design
|
| 650 |
|
0 |
|a Computer Science
|
| 650 |
|
0 |
|a Computer simulation
|
| 650 |
|
0 |
|a Computer programming.
|
| 650 |
|
0 |
|a Computer engineering.
|
| 650 |
|
0 |
|a Computer networks .
|
| 650 |
|
0 |
|a Microprocessors.
|
| 650 |
|
0 |
|a Computer architecture.
|
| 650 |
|
0 |
|a Computer systems.
|
| 650 |
|
0 |
|a Computers.
|
| 655 |
|
7 |
|a Konferenzschrift
|y 2009
|z Delft
|0 (DE-588)1071861417
|0 (DE-627)826484824
|0 (DE-576)433375485
|2 gnd-content
|
| 689 |
0 |
0 |
|D s
|0 (DE-588)4312536-0
|0 (DE-627)124346359
|0 (DE-576)211146684
|a Entwurfsautomation
|2 gnd
|
| 689 |
0 |
|
|5 DE-101
|
| 700 |
1 |
|
|a Leuken, René
|4 oth
|
| 776 |
1 |
|
|z 9783642118012
|
| 776 |
0 |
8 |
|i Buchausg. u.d.T.
|t Integrated circuit and system design
|d Berlin : Springer, 2010
|h XIII, 368 S.
|w (DE-627)618342044
|w (DE-576)31923410X
|z 3642118011
|z 9783642118012
|
| 830 |
|
0 |
|a Lecture notes in computer science
|v 5953
|9 5953
|w (DE-627)316228877
|w (DE-576)093890923
|w (DE-600)2018930-8
|x 1611-3349
|7 ns
|
| 856 |
4 |
0 |
|u https://doi.org/10.1007/978-3-642-11802-9
|m X:SPRINGER
|x Verlag
|z lizenzpflichtig
|3 Volltext
|
| 856 |
4 |
2 |
|u https://swbplus.bsz-bw.de/bsz322305055cov.jpg
|m V:DE-576
|m X:springer
|q image/jpeg
|v 20150402155929
|3 Cover
|
| 912 |
|
|
|a ZDB-2-SCS
|
| 912 |
|
|
|a ZDB-2-LNC
|b 2010
|
| 912 |
|
|
|a ZDB-2-SEB
|
| 912 |
|
|
|a ZDB-2-SCS
|b 2010
|
| 912 |
|
|
|a ZDB-2-SXCS
|b 2010
|
| 912 |
|
|
|a ZDB-2-SEB
|b 2010
|
| 936 |
r |
v |
|a SS 4800
|b Lecture notes in computer science
|k Informatik
|k Enzyklopädien und Handbücher. Kongressberichte Schriftenreihe. Tafeln und Formelsammlungen
|k Schriftenreihen (indiv. Sign.)
|k Lecture notes in computer science
|0 (DE-627)1271461242
|0 (DE-625)rvk/143528:
|0 (DE-576)201461242
|
| 936 |
b |
k |
|a 53.55
|j Mikroelektronik
|q SEPA
|0 (DE-627)10641853X
|
| 951 |
|
|
|a BO
|
| 950 |
|
|
|a Design automation
|
| 950 |
|
|
|a DA
|
| 950 |
|
|
|a Integrierte Schaltung
|
| 950 |
|
|
|a Schaltungsentwurf
|
| 950 |
|
|
|a CAD
|
| 950 |
|
|
|a Electronic design automation
|
| 950 |
|
|
|a EDA
|
| 950 |
|
|
|a Rechnerunterstützter Schaltungsentwurf
|
| 950 |
|
|
|a Electronic CAD
|
| 950 |
|
|
|a ECAD
|
| 856 |
4 |
0 |
|u http://dx.doi.org/10.1007/978-3-642-11802-9
|9 DE-14
|
| 852 |
|
|
|a DE-14
|z 2011-07-20T14:58:14Z
|x epn:3332231162
|
| 856 |
4 |
0 |
|u http://dx.doi.org/10.1007/978-3-642-11802-9
|9 DE-15
|
| 852 |
|
|
|a DE-15
|z 2011-05-16T16:33:52Z
|x epn:3332231286
|
| 976 |
|
|
|h Elektronischer Volltext - Campuslizenz
|
| 856 |
4 |
0 |
|u http://dx.doi.org/10.1007/978-3-642-11802-9
|z Zum Online-Dokument
|9 DE-Zi4
|
| 852 |
|
|
|a DE-Zi4
|z 2011-01-26T14:26:22Z
|x epn:3332231413
|
| 856 |
4 |
0 |
|u http://dx.doi.org/10.1007/978-3-642-11802-9
|9 DE-520
|
| 852 |
|
|
|a DE-520
|z 2012-11-21T15:48:59Z
|x epn:3332231464
|
| 980 |
|
|
|a 1649075928
|b 0
|k 1649075928
|o 322305055
|
SOLR
| _version_ |
1789359344589996032 |
| access_facet |
Electronic Resources |
| author |
Monteiro, José |
| author2 |
Leuken, René |
| author2_role |
oth |
| author2_variant |
r l rl |
| author_facet |
Monteiro, José, Leuken, René |
| author_role |
aut |
| author_sort |
Monteiro, José |
| author_variant |
j m jm |
| callnumber-first |
T - Technology |
| callnumber-label |
TK7895 |
| callnumber-raw |
TK7895.M5 |
| callnumber-search |
TK7895.M5 |
| callnumber-sort |
TK 47895 M5 |
| callnumber-subject |
TK - Electrical and Nuclear Engineering |
| collection |
ZDB-2-SCS, ZDB-2-LNC, ZDB-2-SEB, ZDB-2-SXCS |
| contents |
Keynotes -- Robust Low Power Embedded SRAM Design: From System to Memory Cell -- Variability in Advanced Nanometer Technologies: Challenges and Solutions -- Subthreshold Circuit Design for Ultra-Low-Power Applications -- Special Session -- SystemC AMS Extensions: New Language – New Methods – New Applications -- Session 1: Variability & Statistical Timing -- Process Variation Aware Performance Analysis of Asynchronous Circuits Considering Spatial Correlation -- Interpreting SSTA Results with Correlation -- Residue Arithmetic for Variation-Tolerant Design of Multiply-Add Units -- Exponent Monte Carlo for Quick Statistical Circuit Simulation -- Poster Session 1: Circuit Level Techniques -- Clock Repeater Characterization for Jitter-Aware Clock Tree Synthesis -- A Hardware Implementation of the User-Centric Display Energy Management -- On-chip Thermal Modeling Based on SPICE Simulation -- Switching Noise Optimization in the Wake-Up Phase of Leakage-Aware Power Gating Structures -- Session 2: Power Management -- Application-Specific Temperature Reduction Systematic Methodology for 2D and 3D Networks-on-Chip -- Data-Driven Clock Gating for Digital Filters -- Power Management and Its Impact on Power Supply Noise -- Assertive Dynamic Power Management (AsDPM) Strategy for Globally Scheduled RT Multiprocessor Systems -- Session 3: Low Power Circuits & Technology -- Design Optimization of Low-Power 90nm CMOS SOC Application Using 0.5V Bulk PMOS Dynamic-Threshold with Dual Threshold (MTCMOS): BP-DTMOS-DT Technique -- Crosstalk in High-Performance Asynchronous Designs -- Modeling and Reducing EMI in GALS and Synchronous Systems -- Low-Power Dual-Edge Triggered State Retention Scan Flip-Flop -- Poster Session 2: System Level Techniques -- Multi-granularity NoC Simulation Framework for Early Phase Exploration of SDR Hardware Platforms -- Dynamic Data Type Optimization and Memory Assignment Methodologies -- Accelerating Embedded Software Power Profiling Using Run-Time Power Emulation -- Write Invalidation Analysis in Chip Multiprocessors -- Practical Design Space Exploration of an H264 Decoder for Handheld Devices Using a Virtual Platform -- BSAA: A Switching Activity Analysis and Visualisation Tool for SoC Power Optimisation -- Session 4: Power & Timing Optimization Techniques -- Reducing Timing Overhead in Simultaneously Clock-Gated and Power-Gated Designs by Placement-Aware Clustering -- Low Energy Voltage Dithering in Dual V DD Circuits -- Product On-Chip Process Compensation for Low Power and Yield Enhancement -- Session 5: Self-timed Circuits -- Low-Power Soft Error Hardened Latch -- Digital Timing Slack Monitors and Their Specific Insertion Flow for Adaptive Compensation of Variabilities -- Quasi-Delay-Insensitive Computing Device: Methodological Aspects and Practical Implementation -- The Magic Rule of Tiles: Virtual Delay Insensitivity -- Session 6: Low Power Circuit Analysis & Optimization -- Analysis of Power Consumption Using a New Methodology for the Capacitance Modeling of Complex Logic Gates -- A New Methodology for Power-Aware Transistor Sizing: Free Power Recovery (FPR) -- Routing Resistance Influence in Loading Effect on Leakage Analysis -- Session 7: Low Power Design Studies -- Processor Customization for Software Implementation of the AES Algorithm for Wireless Sensor Networks -- An On-Chip Multi-mode Buck DC-DC Converter for Fine-Grain DVS on a Multi-power Domain SoC Using a 65-nm Standard CMOS Logic Process -- Energy Dissipation Reduction of a Cardiac Event Detector in the Sub-V t Domain By Architectural Folding -- A New Optimized High-Speed Low-Power Data-Driven Dynamic (D3L) 32-Bit Kogge-Stone Adder., This book constitutes the thoroughly refereed post-conference proceedings of 19th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2009, featuring Integrated Circuit and System Design, held in Delft, The Netherlands during September 9-11, 2009. The 26 revised full papers and 10 revised poster papers presented were carefully reviewed and selected from numerous submissions. The papers are organized in topical sections on variability & statistical timing, circuit level techniques, power management, low power circuits & technology, system level techniques, power & timing optimization techniques, self-timed circuits, low power circuit analysis & optimization, and low power design studies. . |
| ctrlnum |
(DE-627)1649075928, (DE-576)322305055, (DE-599)BSZ322305055, (OCoLC)643270070, (DE-He213)978-3-642-11802-9, (EBP)040515397 |
| de15_date |
2011-05-16T16:33:52Z |
| doi_str_mv |
10.1007/978-3-642-11802-9 |
| era_facet |
2009 |
| facet_912a |
ZDB-2-SCS, ZDB-2-LNC, ZDB-2-SEB, ZDB-2-SXCS |
| facet_avail |
Online |
| facet_local_del330 |
Entwurfsautomation |
| finc_class_facet |
Informatik, Technik |
| finc_id_str |
0000857925 |
| fincclass_txtF_mv |
science-computerscience, engineering-electrical |
| format |
eBook, ConferenceProceedings |
| format_access_txtF_mv |
Book, E-Book |
| format_de105 |
Ebook |
| format_de14 |
Book, E-Book |
| format_de15 |
Book, E-Book |
| format_del152 |
Buch |
| format_detail_txtF_mv |
text-online-monograph-independent-conference |
| format_dezi4 |
e-Book |
| format_finc |
Book, E-Book |
| format_legacy |
ElectronicBook |
| format_legacy_nrw |
Book, E-Book |
| format_nrw |
Book, E-Book |
| format_strict_txtF_mv |
E-Book |
| genre |
Konferenzschrift 2009 Delft (DE-588)1071861417 (DE-627)826484824 (DE-576)433375485 gnd-content |
| genre_facet |
Konferenzschrift |
| geogr_code |
not assigned |
| geogr_code_person |
not assigned |
| geographic_facet |
Delft |
| hierarchy_parent_id |
0-316228877 |
| hierarchy_parent_title |
Lecture notes in computer science |
| hierarchy_sequence |
5953 |
| hierarchy_top_id |
0-316228877 |
| hierarchy_top_title |
Lecture notes in computer science |
| id |
0-1649075928 |
| illustrated |
Not Illustrated |
| imprint |
Berlin, Heidelberg, Springer Berlin Heidelberg, 2010 |
| imprint_str_mv |
Berlin, Heidelberg: Springer Berlin Heidelberg, 2010 |
| institution |
DE-14, DE-Zi4, DE-520, DE-15 |
| is_hierarchy_id |
0-1649075928 |
| is_hierarchy_title |
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation: 19th International Workshop, PATMOS 2009, Delft, The Netherlands, September 9-11, 2009, Revised Selected Papers |
| isbn |
9783642118029 |
| isbn_isn_mv |
9783642118012, 3642118011 |
| issn_isn_mv |
1611-3349 |
| kxp_id_str |
1649075928 |
| language |
English |
| last_indexed |
2024-01-28T18:20:49.206Z |
| local_heading_facet_dezwi2 |
Computer science, Computer hardware, Microprogramming, Memory management (Computer science), Logic design, Computer Science, Computer simulation, Computer programming., Computer engineering., Computer networks ., Microprocessors., Computer architecture., Computer systems., Computers., Entwurfsautomation |
| marc024a_ct_mv |
10.1007/978-3-642-11802-9 |
| match_str |
monteiro2010integratedcircuitandsystemdesignpowerandtimingmodelingoptimizationandsimulation19thinternationalworkshoppatmos2009delftthenetherlandsseptember9112009revisedselectedpapers |
| mega_collection |
Verbunddaten SWB |
| multipart_link |
093890923 |
| multipart_part |
(093890923)5953 |
| oclc_num |
643270070 |
| physical |
Online-Ressource (370p. 234 illus, digital) |
| publishDate |
2010 |
| publishDateSort |
2010 |
| publishPlace |
Berlin, Heidelberg |
| publisher |
Springer Berlin Heidelberg |
| record_format |
marcfinc |
| record_id |
322305055 |
| recordtype |
marcfinc |
| rsn_id_str_mv |
(DE-15)2459772 |
| rvk_facet |
SS 4800 |
| rvk_label |
Informatik, Enzyklopädien und Handbücher. Kongressberichte Schriftenreihe. Tafeln und Formelsammlungen, Schriftenreihen (indiv. Sign.), Lecture notes in computer science |
| rvk_path |
SS, SQ - SU, SS 4000 - SS 5999, SS 4800 |
| rvk_path_str_mv |
SS, SQ - SU, SS 4000 - SS 5999, SS 4800 |
| series |
Lecture notes in computer science, 5953 |
| series2 |
Lecture Notes in Computer Science ; 5953, SpringerLink ; Bücher |
| source_id |
0 |
| spelling |
Monteiro, José aut, Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 19th International Workshop, PATMOS 2009, Delft, The Netherlands, September 9-11, 2009, Revised Selected Papers edited by José Monteiro, René Leuken, Berlin, Heidelberg Springer Berlin Heidelberg 2010, Online-Ressource (370p. 234 illus, digital), Text txt rdacontent, Computermedien c rdamedia, Online-Ressource cr rdacarrier, Lecture Notes in Computer Science 5953, SpringerLink Bücher, Keynotes -- Robust Low Power Embedded SRAM Design: From System to Memory Cell -- Variability in Advanced Nanometer Technologies: Challenges and Solutions -- Subthreshold Circuit Design for Ultra-Low-Power Applications -- Special Session -- SystemC AMS Extensions: New Language – New Methods – New Applications -- Session 1: Variability & Statistical Timing -- Process Variation Aware Performance Analysis of Asynchronous Circuits Considering Spatial Correlation -- Interpreting SSTA Results with Correlation -- Residue Arithmetic for Variation-Tolerant Design of Multiply-Add Units -- Exponent Monte Carlo for Quick Statistical Circuit Simulation -- Poster Session 1: Circuit Level Techniques -- Clock Repeater Characterization for Jitter-Aware Clock Tree Synthesis -- A Hardware Implementation of the User-Centric Display Energy Management -- On-chip Thermal Modeling Based on SPICE Simulation -- Switching Noise Optimization in the Wake-Up Phase of Leakage-Aware Power Gating Structures -- Session 2: Power Management -- Application-Specific Temperature Reduction Systematic Methodology for 2D and 3D Networks-on-Chip -- Data-Driven Clock Gating for Digital Filters -- Power Management and Its Impact on Power Supply Noise -- Assertive Dynamic Power Management (AsDPM) Strategy for Globally Scheduled RT Multiprocessor Systems -- Session 3: Low Power Circuits & Technology -- Design Optimization of Low-Power 90nm CMOS SOC Application Using 0.5V Bulk PMOS Dynamic-Threshold with Dual Threshold (MTCMOS): BP-DTMOS-DT Technique -- Crosstalk in High-Performance Asynchronous Designs -- Modeling and Reducing EMI in GALS and Synchronous Systems -- Low-Power Dual-Edge Triggered State Retention Scan Flip-Flop -- Poster Session 2: System Level Techniques -- Multi-granularity NoC Simulation Framework for Early Phase Exploration of SDR Hardware Platforms -- Dynamic Data Type Optimization and Memory Assignment Methodologies -- Accelerating Embedded Software Power Profiling Using Run-Time Power Emulation -- Write Invalidation Analysis in Chip Multiprocessors -- Practical Design Space Exploration of an H264 Decoder for Handheld Devices Using a Virtual Platform -- BSAA: A Switching Activity Analysis and Visualisation Tool for SoC Power Optimisation -- Session 4: Power & Timing Optimization Techniques -- Reducing Timing Overhead in Simultaneously Clock-Gated and Power-Gated Designs by Placement-Aware Clustering -- Low Energy Voltage Dithering in Dual V DD Circuits -- Product On-Chip Process Compensation for Low Power and Yield Enhancement -- Session 5: Self-timed Circuits -- Low-Power Soft Error Hardened Latch -- Digital Timing Slack Monitors and Their Specific Insertion Flow for Adaptive Compensation of Variabilities -- Quasi-Delay-Insensitive Computing Device: Methodological Aspects and Practical Implementation -- The Magic Rule of Tiles: Virtual Delay Insensitivity -- Session 6: Low Power Circuit Analysis & Optimization -- Analysis of Power Consumption Using a New Methodology for the Capacitance Modeling of Complex Logic Gates -- A New Methodology for Power-Aware Transistor Sizing: Free Power Recovery (FPR) -- Routing Resistance Influence in Loading Effect on Leakage Analysis -- Session 7: Low Power Design Studies -- Processor Customization for Software Implementation of the AES Algorithm for Wireless Sensor Networks -- An On-Chip Multi-mode Buck DC-DC Converter for Fine-Grain DVS on a Multi-power Domain SoC Using a 65-nm Standard CMOS Logic Process -- Energy Dissipation Reduction of a Cardiac Event Detector in the Sub-V t Domain By Architectural Folding -- A New Optimized High-Speed Low-Power Data-Driven Dynamic (D3L) 32-Bit Kogge-Stone Adder., This book constitutes the thoroughly refereed post-conference proceedings of 19th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2009, featuring Integrated Circuit and System Design, held in Delft, The Netherlands during September 9-11, 2009. The 26 revised full papers and 10 revised poster papers presented were carefully reviewed and selected from numerous submissions. The papers are organized in topical sections on variability & statistical timing, circuit level techniques, power management, low power circuits & technology, system level techniques, power & timing optimization techniques, self-timed circuits, low power circuit analysis & optimization, and low power design studies. ., Computer science, Computer hardware, Microprogramming, Memory management (Computer science), Logic design, Computer Science, Computer simulation, Computer programming., Computer engineering., Computer networks ., Microprocessors., Computer architecture., Computer systems., Computers., Konferenzschrift 2009 Delft (DE-588)1071861417 (DE-627)826484824 (DE-576)433375485 gnd-content, s (DE-588)4312536-0 (DE-627)124346359 (DE-576)211146684 Entwurfsautomation gnd, DE-101, Leuken, René oth, 9783642118012, Buchausg. u.d.T. Integrated circuit and system design Berlin : Springer, 2010 XIII, 368 S. (DE-627)618342044 (DE-576)31923410X 3642118011 9783642118012, Lecture notes in computer science 5953 5953 (DE-627)316228877 (DE-576)093890923 (DE-600)2018930-8 1611-3349 ns, https://doi.org/10.1007/978-3-642-11802-9 X:SPRINGER Verlag lizenzpflichtig Volltext, https://swbplus.bsz-bw.de/bsz322305055cov.jpg V:DE-576 X:springer image/jpeg 20150402155929 Cover, http://dx.doi.org/10.1007/978-3-642-11802-9 DE-14, DE-14 2011-07-20T14:58:14Z epn:3332231162, http://dx.doi.org/10.1007/978-3-642-11802-9 DE-15, DE-15 2011-05-16T16:33:52Z epn:3332231286, http://dx.doi.org/10.1007/978-3-642-11802-9 Zum Online-Dokument DE-Zi4, DE-Zi4 2011-01-26T14:26:22Z epn:3332231413, http://dx.doi.org/10.1007/978-3-642-11802-9 DE-520, DE-520 2012-11-21T15:48:59Z epn:3332231464 |
| spellingShingle |
Monteiro, José, Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation: 19th International Workshop, PATMOS 2009, Delft, The Netherlands, September 9-11, 2009, Revised Selected Papers, Lecture notes in computer science, 5953, Keynotes -- Robust Low Power Embedded SRAM Design: From System to Memory Cell -- Variability in Advanced Nanometer Technologies: Challenges and Solutions -- Subthreshold Circuit Design for Ultra-Low-Power Applications -- Special Session -- SystemC AMS Extensions: New Language – New Methods – New Applications -- Session 1: Variability & Statistical Timing -- Process Variation Aware Performance Analysis of Asynchronous Circuits Considering Spatial Correlation -- Interpreting SSTA Results with Correlation -- Residue Arithmetic for Variation-Tolerant Design of Multiply-Add Units -- Exponent Monte Carlo for Quick Statistical Circuit Simulation -- Poster Session 1: Circuit Level Techniques -- Clock Repeater Characterization for Jitter-Aware Clock Tree Synthesis -- A Hardware Implementation of the User-Centric Display Energy Management -- On-chip Thermal Modeling Based on SPICE Simulation -- Switching Noise Optimization in the Wake-Up Phase of Leakage-Aware Power Gating Structures -- Session 2: Power Management -- Application-Specific Temperature Reduction Systematic Methodology for 2D and 3D Networks-on-Chip -- Data-Driven Clock Gating for Digital Filters -- Power Management and Its Impact on Power Supply Noise -- Assertive Dynamic Power Management (AsDPM) Strategy for Globally Scheduled RT Multiprocessor Systems -- Session 3: Low Power Circuits & Technology -- Design Optimization of Low-Power 90nm CMOS SOC Application Using 0.5V Bulk PMOS Dynamic-Threshold with Dual Threshold (MTCMOS): BP-DTMOS-DT Technique -- Crosstalk in High-Performance Asynchronous Designs -- Modeling and Reducing EMI in GALS and Synchronous Systems -- Low-Power Dual-Edge Triggered State Retention Scan Flip-Flop -- Poster Session 2: System Level Techniques -- Multi-granularity NoC Simulation Framework for Early Phase Exploration of SDR Hardware Platforms -- Dynamic Data Type Optimization and Memory Assignment Methodologies -- Accelerating Embedded Software Power Profiling Using Run-Time Power Emulation -- Write Invalidation Analysis in Chip Multiprocessors -- Practical Design Space Exploration of an H264 Decoder for Handheld Devices Using a Virtual Platform -- BSAA: A Switching Activity Analysis and Visualisation Tool for SoC Power Optimisation -- Session 4: Power & Timing Optimization Techniques -- Reducing Timing Overhead in Simultaneously Clock-Gated and Power-Gated Designs by Placement-Aware Clustering -- Low Energy Voltage Dithering in Dual V DD Circuits -- Product On-Chip Process Compensation for Low Power and Yield Enhancement -- Session 5: Self-timed Circuits -- Low-Power Soft Error Hardened Latch -- Digital Timing Slack Monitors and Their Specific Insertion Flow for Adaptive Compensation of Variabilities -- Quasi-Delay-Insensitive Computing Device: Methodological Aspects and Practical Implementation -- The Magic Rule of Tiles: Virtual Delay Insensitivity -- Session 6: Low Power Circuit Analysis & Optimization -- Analysis of Power Consumption Using a New Methodology for the Capacitance Modeling of Complex Logic Gates -- A New Methodology for Power-Aware Transistor Sizing: Free Power Recovery (FPR) -- Routing Resistance Influence in Loading Effect on Leakage Analysis -- Session 7: Low Power Design Studies -- Processor Customization for Software Implementation of the AES Algorithm for Wireless Sensor Networks -- An On-Chip Multi-mode Buck DC-DC Converter for Fine-Grain DVS on a Multi-power Domain SoC Using a 65-nm Standard CMOS Logic Process -- Energy Dissipation Reduction of a Cardiac Event Detector in the Sub-V t Domain By Architectural Folding -- A New Optimized High-Speed Low-Power Data-Driven Dynamic (D3L) 32-Bit Kogge-Stone Adder., This book constitutes the thoroughly refereed post-conference proceedings of 19th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2009, featuring Integrated Circuit and System Design, held in Delft, The Netherlands during September 9-11, 2009. The 26 revised full papers and 10 revised poster papers presented were carefully reviewed and selected from numerous submissions. The papers are organized in topical sections on variability & statistical timing, circuit level techniques, power management, low power circuits & technology, system level techniques, power & timing optimization techniques, self-timed circuits, low power circuit analysis & optimization, and low power design studies. ., Computer science, Computer hardware, Microprogramming, Memory management (Computer science), Logic design, Computer Science, Computer simulation, Computer programming., Computer engineering., Computer networks ., Microprocessors., Computer architecture., Computer systems., Computers., Konferenzschrift 2009 Delft, Entwurfsautomation |
| swb_id_str |
322305055 |
| title |
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation: 19th International Workshop, PATMOS 2009, Delft, The Netherlands, September 9-11, 2009, Revised Selected Papers |
| title_auth |
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 19th International Workshop, PATMOS 2009, Delft, The Netherlands, September 9-11, 2009, Revised Selected Papers |
| title_full |
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 19th International Workshop, PATMOS 2009, Delft, The Netherlands, September 9-11, 2009, Revised Selected Papers edited by José Monteiro, René Leuken |
| title_fullStr |
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 19th International Workshop, PATMOS 2009, Delft, The Netherlands, September 9-11, 2009, Revised Selected Papers edited by José Monteiro, René Leuken |
| title_full_unstemmed |
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 19th International Workshop, PATMOS 2009, Delft, The Netherlands, September 9-11, 2009, Revised Selected Papers edited by José Monteiro, René Leuken |
| title_in_hierarchy |
5953. Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation: 19th International Workshop, PATMOS 2009, Delft, The Netherlands, September 9-11, 2009, Revised Selected Papers (2010) |
| title_short |
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation |
| title_sort |
integrated circuit and system design power and timing modeling optimization and simulation 19th international workshop patmos 2009 delft the netherlands september 9 11 2009 revised selected papers |
| title_sub |
19th International Workshop, PATMOS 2009, Delft, The Netherlands, September 9-11, 2009, Revised Selected Papers |
| title_unstemmed |
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation: 19th International Workshop, PATMOS 2009, Delft, The Netherlands, September 9-11, 2009, Revised Selected Papers |
| topic |
Computer science, Computer hardware, Microprogramming, Memory management (Computer science), Logic design, Computer Science, Computer simulation, Computer programming., Computer engineering., Computer networks ., Microprocessors., Computer architecture., Computer systems., Computers., Konferenzschrift 2009 Delft, Entwurfsautomation |
| topic_facet |
Computer science, Computer hardware, Microprogramming, Memory management (Computer science), Logic design, Computer Science, Computer simulation, Computer programming., Computer engineering., Computer networks ., Microprocessors., Computer architecture., Computer systems., Computers., Konferenzschrift, Entwurfsautomation |
| url |
https://doi.org/10.1007/978-3-642-11802-9, https://swbplus.bsz-bw.de/bsz322305055cov.jpg, http://dx.doi.org/10.1007/978-3-642-11802-9 |
